FPGAs in Space Environment and Design Techniques

Richard B Katz NASA Goddard Space Flight Center June 25, 2001


Goals


- Brief overview of the radiation environment
- What type of radiation effects are there?
- How are devices tested?
- How should the results be interpreted?
- · How can we protect our systems?

Outline

- · Environment and Effects
- Total Dose
- Single Event Upset
- Single Event Latchup
- · Single Event Transient
- · Antifuse and Rupture
- Protons
- · Loss of Functionality
- Miscellaneous

		-	 	
				 -
	100			
,				
	,			
•				•
•				•
•				•
•				•
•				•
				·
				,
-				•
-				•
				•
-				•
				•
				•
				•
				•
				•






Components of the Natural Environment

- Transient
 - Galactic Cosmic Rays
 - · Hydrogen & Heavier Ions
 - Solar Particle Events
 - · Protons & Heavier Ions
- Trapped
 - Electrons, Protons, & Heavier Ions
- Atmospheric & Terrestrial Secondaries
 - Neutrons


Barth, MAPLD 198




Types of Single Event Effects Acronym Definition Description SEU Single Event Unest Description Description Description

Acronym	Definition	Description
SEU	Single Event Upset	Change of information stored
SED	Single Event Disturb	Momentary disturb of information stored in memory bit
SÉT	Single Event Transient	Current transcent induced by passage of a particle, can propagate to cause output error in combinational logic
SEDR	Single Event Dielectric Rupture	Essentially mathes rupture
SEGR	Single Event Onte Rupture	Rupture of gate dielectric crassed by a high current flow
SEL	Single Event Latchup	High current regenerative state induced in 4-layer device (latchus)
SES	Single Event Snap back	High current regenerative state indused in NMOS device (snaphack)
MOBU	Multiple Bit Upset	Several memory bits upset by passage of the same particle
SEFT	Single Event Punctional Interrupt	Corruption of control path by an upset

Total Dose





GSFC Total Dose Facility





Annealing allowed for parametric failures; not for functional failures


1019 5 also allows for low dose rate testing.





































Device	Technology (µm)	Total Dose	Lifetime
A 1020	2.0	> 100 krad(Si)	1988-92
41020A	1,2	~ 100 krad(Si)*	1991-95
4 1020B	1.0/0.9	< 20 krad(Si)	şince '93
41020DX	0.5	N/A	-
	* Variable -some lots hig	ther, some lower	































- 0.60µM OTP PROM Technology
 - TID evaluation performed on XQR1701L
 - device parametric shifts affected decoder speed
 - field oxide leakage determined TID of 60krads
 - device fully functional at end of dose
 - no data loss/gain as a result of TID
 - 100°C anneal fully restored device
 - room temp anneal showed no rebound

















Single Event Upset (SEU)

Definitions

Single Event Upset (SEU) is a change of state or transient induced by an ionizing particle such as a cosmic ray or proton in a device. This may occur in digital, analog, and optical components or may have effects in surrounding circuitry. These are "soft" bit errors in that a reset or rewriting of the device causes normal behavior thereafter. A full SEU analysis considers the system effects of an upset. For example, a single bit flip, while not damaging to the circuitry involved, may damage the subsystem or system (i.e., initiating a pyrotechnic event).

Definitions

Linear Energy Transfer (LET) is a measure of the energy transferred to the device per unit length as an ionizing particle travels through a material. The common unit is MeV-cm²/mg of material (Si for MOS devices).


<u>LET threshold (LET_{TH})</u> is the minimum LET to cause an effect. The JEDEC recommended definition is the first effect when the particle fluence = 10^7 ions/cm².


Definitions


<u>Cross section (sigma)</u> is the device SEE response to ionizing radiation. For an experimental test for a specific LET, sigma = #errors/(ion fluence). The units for cross section are cm² per device or per bit.


Asymptotic or saturation cross section (sigmasat) is the value that the cross section approaches as LET gets very large.


<u>Sensitive volume</u> refers to the device volume affected by SEE-inducing radiation. The geometry of the sensitive volume is not easily known, but some information is gained from test cross section data.















































































UT4090


- · User flip-flops hardened
- I/O flip-flops not hardened
- · RAM blocks not hardened





al of modules	input pattem	module design	three- local	signu	upeses/ 1000 b-d's cosmic ney	upsets/ 1000 b-d's solar flare
102	0,2	C	25	18-6	2.326-4	1.37
40	015	2	25	42-7	4,22-5	0.16
360	0'8	\$ (H)	25	42-7		
60	0.2	S (VH)	25	45-7		
102	1'9	C	55	12-7	4.468-10	1.86E-8
40	119	8	5	62-6	0.77	1.224
360	1'2	8 (H)	5	62-6		
60	1.3	(KV) E	5	62~6		

Note effect of logic state on SEU Rate.




Software Support for SEU-Hardening


- · Synopsis Design Compiler
- Synplicity Synplify
- · NASA-GSFC 'Macro Substitution'
- Actmap & Actgen


Single Event Latchup (SEL)


Definitions

Single Event Latchup (SEL) is a potentially destructive condition involving parasitic circuit elements forming a silicon controlled rectifier (SCR). In traditional SEL, the device current may destroy the device if not current limited and removed "in time." A "microlatch" is a subset of SEL where the device current remains below the maximum specified for the device. A removal of power to the device is required in all non-catastrophic SEL conditions in order to recover device operations.













8/N	Lat No.	D/C	Threshold	X-Sec	Prolonged Latchup Allowed
AI	U1P126	2646	52.9	1 SE-06	no
A4	U1P061	2407	52.9	4 50E-06	no
81	U1P054	7831	52.9	3 4E 407	no
Ð2	'J1P054	2851	43 2	2 OE -06	no
B 3	U17054	2651	12 9	3 OE 06	yes
B4	U1P054	7951	52.9	1 SE 06	yes
B5	U1P054	9851	> 74 7	no Islehup	
B6	U1P054	7951	- 74 7	no latchup	
C1		2844	52 9	3 DE-06	по
C2		2844	43 2	no data @7	S yes
C3		9844	74.7	no data @?	S no
Di	131 P1 26	7704	43 Z	6 7E -06	no
D2		2704		9 4E -06	no
D3		7704		no data @7:	
D4		7704		no data @7:	
D5	UIP126	9704	< 43 2	no data @7	yes .
	multiple k	ots were	e lested, sh hup curre	owing a	e set of parts from wide range of SEL ome latchups were ctional failure.












Latchup Summary					
Device Type	Size/Voltage	Threshold	Comments		
* Pre-prod.	(nominal core)	(MeV-cm ² /mg)			
RH1020	1.0 µm / 5.0	> 74			
QL24X32B	0.65 µm / 5.0	< 18	Destructive		
RT54SX16/32*	0.8 μm / 3.3	> 120			
A54SX32A*	0.25 μm / 2.5	High			
QYH530	0.8 µm / 5.0	52	One-Mask		
CX2041	0.6 μm / 2.5	> 37	LPGA		
CX3001	0.35 µm / 3.3	Low			
A548X16*	0.35 µm / 3.3	> 74			
QL3025	0.35 µm / 3.3	< 11	Destructive		
XQR4062XL*	0.35 µm / 3.3	> 100			


Ex. SEL Detection and Clearing Lach Detection and Clearing Lach Detection and Clearing Processing Lack Detection and Clearing Lack Detection and Clearing


Single Event Transient (SET)

























Antifuse and Rupture





Quicklogic ViaLink Antifuse Metal 3 { Tot petan | March | Ma


Antifuse Radiation Effects


- · Unprogrammed Reliability is the Key Concern
 - _ ()N()
 - Amorphous Silicon (AS)
- · Manufacturers:
 - Actel (ONO, Silicon) FPGA
 - L-M (ONO) PROM
 - Pico Systems (AS) Programmable Substrate
 - Quick Logic (AS) FPGA
 - UTMC (AS) PAL, PROM





















Antifuse Improvements


- · Decrease Electric Field Strength
 - Thicker Antifuses (RH1020, RH1280)
 - Low Bias Voltage (L-M PROM)
- · Antifuse "Recipe"
 - (RT54SX16, RH54SX16, RT54SX32)
- · Minimize Bias Time
 - (UTMC PROM)
- · Reduce Sensitivity
 - Differential Measurements (UTMC PROM)


















	5.6 ₀	1 3000	٠٠ وو ١٠	4 Test	
VX.	£.4P	Bour Bour blands LMs	(port	(laraer special)	Evilentivi Cress-Section Line Sign Hopp by Cut
11.334	9838	,	- 4	46 \ 67	
(61)68	5075	•		90 × 10 ⁵	20 × 10 ¹⁻¹
XX:	ेस् <i>स</i>	5	4	\$5.497	
yr-	SHARK SAW 1	,	1	805.00	138 x 10 ¹²
20	2014 hor \$976.3	,	::	10,007	
40	mistal size a	,	٠,	102 x 95	1947 (12.
.915	SHALL SHOW I	,	:	Nº 5 10"	
154	5016 Ecc 50/k 5	,	,	39.05	
:ж	क्षामान कृति ।	•	::	112×10	late of
.911	entlickers.	>		At 1. 10"	
att	96/41 Jon 1		. 1	49 > 10	

Device Type	Size/Voltage	Est. X-Sec	Comment
	(nominal core)	(cm² / f-f)	
A1280A	1.0 μm / 5.0	~ 137 x 10 ⁻¹⁵	19 Parts T
RH1020	$1.0~\mu m / 5.0$	$< 2 \times 10^{-15}$	
RH1280	0.8 μm / 5.0	~ 400 x 10 ⁻¹⁵	S-Module
QYH500	0.8 μm / 3.3	< 0.5 x 10 ⁻¹⁵	No upsets
RT54SX16	0.6 μm / 3.3	~ 6 x 10 ⁻¹⁵	
QL3025	0.35 μm / 3.3	< 4 x 10 ⁻¹⁵	No upsets
A54SX16	0.35 μm / 3.3	$\sim 3 \times 10^{-15}$	
JT22VP10	? µm / 5.0	~ 2 x 10 ⁻¹¹	Cypress d



Loss of Functionality

Definitions

Single Event Functional Interrupt (SEFI) is a condition where the device stops operating in its normal mode, and usually requires a power reset or other special sequence to resume normal operations. It is a special case of SEU changing an internal control signal. One example would be a DRAM entering the test mode defined by JEDEC. Another example is a microcircuit with IEEE 1149 I JTAG circuitry leaving the TEST_LOGIC_RESET state and loading an unintended instruction into the instruction register (IR). Like other SEUs, the system effects must be properly analyzed. For example, a JTAG upset can cause the device to draw high currents or turn inputs into an output. The latter could, for example, drive a clock line to ground; thus, an independent clock signal should be used for the TCLK pin on devices without the optional TRST* pin.

FRAM Memory Functionality Loss During Heavy Ion Test

Strip chart of PM1608 (research fab) current during heavy ion irrediation. The device lost functionality during the tiest while the current decreased from K's normal dynamic levels of supercurrently 5.3 mA. to k's quiescent value, near zero. The device recovered functionally and operated normally throughout the latter part of the test. This effect was seen at least three three during the limited testing of this device.

DRAM Modes


DRAM Special Test and Operational Modes

This standard defines a scheme for controlling a series of special modes for address multiplexed DRAM. The standard defines the logic interface required to enter, control, and exit from the special modes. In addition, it defines a basic special test mode plus a series of other special test and operational modes.

TEST MODES are those that implement some special test of measurement function or algorithm designed to enhance the ability of the Vendor or User to determine the integrity of, or to characterize, the part.

OPERATIONAL MODES are those that alter the operational characteristics of the part but do not interfere with its function as a storage device and are intended to be used in system operation.

JEDEC Standard No. 21-C, page 3.9.5-7, Release 4





DRAM Refresh


CAS#-BEFORE-RAS# REFRESH is a frequently used method of refresh because it is easy to use and offers the advantage of a power savings. Here's how CBR REFRESH works. The die contains an laternal counter which is initialized to a random count when the device is powered up. Each time a CBR REFRESH is performed, the device refreshes a row based on the counter, and then the counter is incremented. When CBR REFRESH is performed again, the next row is refreshed and the counter is incremented. The counter will automatically wrap and continue when it reaches the end of its count. There is no way to reset the counter. The user does not have to rupply or keep track of row addresses.


Since CBR REFRESH uses the internal counter and not an external address, the address buffers are powered down. For power-sensitive applications, this can be a benefit because there is no additional current used in switching address lines on a bus, nor will the DRAMs pull extra power if the address voltage is at an intermediate state.


Adapted from: Micron Technical Note TN-04-30: "Various Methods of DRAM Refresh."




















Atmel AT28C010 EEPROM, D/C 9706 Type I Errors


- Manifested by the appearance of repeated errors, once the first error had been detected during ion irradiation. Here, the first error appeared as some point in time, which was tens of reading cycles ("cycle" is defined in Section II) after the exposure had started. Thereafter we observed one error every few cycles.
- Errors were altered bits in one word at various address locations.
- Simultaneously with the observation of the first error, the device hiss current increased to 26 mA from 20 mA (normal, pre-error condition). The biss current continued to be 26 mA until the reading process stopped. At that time, the current became 0.2 mA (quiescent level).
- When the device was read again (without power-cycling), the bias current returned to 26 mA and errors appeared again (even without the beam).
- If the power to the device was shut off and re-started again (power-cycled), the
 device again functioned properly (i.e., no errors).
- In one instance we continued the irradiation without power-cycling for a long time, until the device no longer showed any errors. It appeared that the affected bit underwent additional upset, returning to the original polarity and thereby correcting the problem.

Atmel AT28C010 EEPROM, D/C 9706 Type II Errors

- Manifested by "00" in all address locations, once the first "00" was read.
- These errors could be removed only by power-cycling the device.

Atmel AT28C010 EEPROM, D/C 9706 Type III Errors


- Characterized by occasional errors in a byte, which appeared once in many cycles. There was no 'after-effect' for this type of error. In other words, one error appeared independently once in a while.
- · Caused by an upset in the output buffer.



Loss of Functionality Serial PROM

- Xilinx XQR1701L
 - 10% saturated intercept at LET=6 MeVcm²/mg, 1.2x10-5 cm²/device


Reference: DS062 (v3.0) February 8, 2001




Loss of Functionality Processors


- Processor simply stopped functioning without showing any observable bit errors.
- Noticed lockup in many microprocessors including MG80C186, MG80C286, and XC68302.
- Sensitivity to lockup was essentially independent of the test programs.

"Single Event Functional Interrupt (SEFI) Sensitivity in EEPROMs," R. Koga, 1998 MAPLD Interestional Conference, Greenbelt, MD.



Miscellaneous





EDAC Techniques

EDAC Method	EDAC Capability
Parity	Single bit error detect
Cyclic Redundancy Check (CRC)	Detects if any errors have occurred in a given structure
Hamming Code	Single bit correct, double bit detect
Reed-Solomon Code	Corrects multiple and consecutive bytes in error
Convolutional Code	Corrects isolated burst noise in a communication stream
Overlying Protocol	Specific to each system. Example: retransmission protocol

From LaBel

Control-Error Protection Schemes

Protoction Method	Capability
Wetchdog Timer	If not reset within the designed interval, perform some furnition (issually a system reset).
Reduciancy	Two equivalent systems agerstic on the same data. If the two systems disagree, a system reset is performed
Lockstop	Two devices in a system are clocked simultaneously, sail which are provided common impair. If the devices disagree, perform a system reset.
Voting	Use three or once devices to perform the same function if one device disagrees with the rest, use the remaining devices to determine the next system state.
Ragieri (1808)	A system must provide the same data mare than once to perform some action. Used, for instance, to lower the risk of an inadvenent spacecraft command being executed.

Definitions (1)

Single Event Upset (SEU) is a change of state or transient induced by an ionizing particle such as a cosmic ray or proton in a device. This may occur in digital, analog, and optical components or may have effects in surrounding circuitry. These are "soft" bit errors in that a reset or rewriting of the device causes normal behavior thereafter. A full SEU analysis considers the system effects of an upset. For example, a single bit flip, while not damaging to the circuitry involved, may damage the subsystem or system (i.e., initiating a pyrotechnic event).

<u>Single Hard Error (SHE)</u> is an SEU which causes a permanent change to the operation of a device. An example is a permanent stuck bit in a memory device.

Definitions (2)

Single Event Functional Interrupt (SEFI) is a condition where the device stops operating in its normal mode, and usually requires a power reset or other special sequence to resume normal operations. It is a special case of SEU changing an internal control signal. One example would be a DRAM entering the test mode defined by JEDEC Another example is a microcircuit with IEEE 1149 1 JTAG circuitry leaving the TEST_LOGIC_RESET state and loading an unintended instruction into the instruction register (IR). Like other SEUs, the system effects must be properly analyzed. For example, a JTAG upset can cause the device to draw high currents or turn inputs into an output. The latter could, for example, drive a clock line to ground; thus, an independent clock signal should be used for the TCLK pin on devices without the optional TRST* pin.

Definitions (3)

Single Event Latchup (SEL) is a potentially destructive condition involving parasitic circuit elements forming a silicon controlled rectifier (SCR). In traditional SEL, the device current may destroy the device if not current limited and removed "in time." A "microlatch" is a subset of SEL where the device current remains below the maximum specified for the device. A removal of power to the device is required in all non-catastrophic SEL conditions in order to recover device operations.

<u>Single Event Burnout (SEB)</u> is a highly localized burnout of the drain-source in power MOSFETs. SEB is a destructive condition

Definitions (4)

Single Event Gate Rupture (SEGR) is the burnout of a gate insulator in a power MOSFET. SEGR is a destructive condition.

<u>Linear Energy Transfer (LET)</u> is a measure of the energy transferred to the device per unit length as an ionizing particle travels through a material. The common unit is MeV-cm²/mg of material (Si for MOS devices).

LET threshold (LET_{TH}) is the minimum LET to cause an effect. The JEDEC recommended definition is the first effect when the particle fluence = 10⁷ ions/cm².

Definitions (5)

<u>Cross section (sigma)</u> is the device SEE response to ionizing radiation. For an experimental test for a specific LET, sigma = #errors/(ion fluence). The units for cross section are cm² per device or per bit.

Asymptotic or saturation cross section (sigmasat) is the value that the cross section approaches as LET gets very large.

Sensitive volume refers to the device volume affected by SEE-inducing radiation. The geometry of the sensitive volume is not easily known, but some information is gained from test cross section data